Sorry, you need a Java-enabled browser to see the simulation.  

This is a master-slave flip flop implemented with CMOS inverters and transmission gates. When the clock is low, the flip-flop retains its state. The first stage flip-flop, the master, consists of two inverters at the upper left which are connected in a positive feedback configuration so that their outputs do not change. When the clock goes high, the D input is transmitted to the first stage, and the second stage (the slave) is connected in positive feedback to ensure that the output still does not change. When the clock goes low again, the second stage is set to the same state as the first stage, changing the output. So the output changes only when the clock has a negative transition.

Next: Ternary Logic Inverter
Previous: CMOS Flip-Flop
Generated Sat Nov 15 2014