Sorry, you need a Java-enabled browser to see the simulation.  

This circuit is a master-slave D flip-flop. A D flip flop takes only a single input, the D (data) input. The master-slave configuration has the advantage of being edge-triggered, making it easier to use in larger circuits, since the inputs to a flip-flop often depend on the state of its output.

The circuit consists of two D flip-flops connected together. When the clock is high, the D input is stored in the first latch, but the second latch cannot change state. When the clock is low, the first latch's output is stored in the second latch, but the first latch cannot change state.

The result is that output can only change state when the clock makes a transition from high to low.

Next: Edge-Triggered D Flip-Flop
Previous: Clocked SR Flip-Flop
Index







java@falstad.com
Generated Wed Apr 9 2014